Detailed product-information

  • Request

 

 

EMI Reduction ICs

PART
NUMBER
FUNCTION INPUT RANGE OUTPUT RANGE SST MODULATION
MAGNITUDE
OPERATING
VOLTAGE
PACKAGE
PLL702-01 Fixed Frequency output
+ SST
14.318MHz 7 outputs, 9 freq.
up to 133MHz
-0.5% to -1.25%
Down Spread
+3.3VDC
CMOS
28 SSOP
PLL702-02 Fixed Frequency output
+ SST
14.318 or 24.576MHz 24.576, 25, 12, 10
or 8, 27 or 14.318MHz
0.5% to 1.5%
Center Spread
+3.3VDC
CMOS
16 SOIC
or TSSOP
PLL702-05 Fixed Frequency output
+ SST
14.318 or 24.576MHz 24.576, 25, 27
or 14.318MHz
0.5% to 0.75%
Center Spread
+3.3VDC
CMOS
8 SOIC
PLL701-01 1X PLL + SST 10-30 Crystal
or Clock Input
10-30MHz 0.50% to 3.50%
A, C, D Spread*
+3.3VDC
CMOS
8 SOIC
PLL701-02 2X PLL + SST 10-30 Crystal
or Clock Input
20-60MHz 0.50% to 3.50%
A, C, D Spread*
+3.3VDC
CMOS
8 SOIC
PLL701-04 4X PLL + SST 10-30 Crystal
or Clock Input
40-120MHz 0.50% to 3.50%
A, C, D Spread*
+3.3VDC
CMOS
8 SOIC
PLL701-06 6X PLL + SST 10-30 Crystal
or Clock Input
60-180MHz 0.50% to 2.50%
A, C, D Spread*
+3.3VDC
CMOS
8 SOIC
PLL701-10 (1,2,3,4,5,6,7,8)X
PLL + SST
10-30 Crystal
or Clock Input
10-240MHz 0.25% to 3.75%
A, C, D Spread*
+3.3VDC
CMOS
16 SSOP Die
PLL701-11 (1,2,4)X PLL + SST 24-120 Clock Input 24-240MHz 0.50% to 2.50%
Center Spread*
+3.3VDC
CMOS
8 SOIC
PLL701-13 (1,2,4)X PLL + SST 24-120 Clock Input 24-240MHz -0.50% to -3.0%
Down Spread*
+3.3VDC
CMOS
8 SOIC
PLL701-14 6X PLL + SST 10-30 Crystal
or Clock Input
60-180MHz 0.25% to 0.75%
Center Spread*
+3.3VDC
CMOS
8 SOIC
PLL701-17 (1,2,4,2,94)X
PLL + SST
12-60 Crystal
or Clock Input
12-240MHz 0.25% to 1.25%
Center Spread*
+3.3VDC
CMOS
8 SOIC
PLL701-21 1X PLL + SST 24-200 Clock Input 24-200MHz 0.50% to 2.5%
Center Spread*
+3.3VDC
CMOS
8 SOIC
PLL701-25 1X PLL + SST 24-200 Clock Input 24-200MHz
5 outputs
-0.50% to +0.50%
Center Spread*
+3.3VDC
CMOS
8 SOIC
PLL701-26 1X PLL + SST 24-200 Clock Input 24-200MHz
5 outputs
-1.0% to +1.0%
Center Spread*
+3.3VDC
CMOS
8 SOIC
PLL701-31 1X PLL + SST 10-30 Crystal
or Clock Input
10-30MHz 3.25% to 3.75%
A, C, D Spread*
+3.0VDC
CMOS
8 SOIC

*Notes: C=Center Spread. A=Asymmetric Spread. D=Down Spread. General SST spread is at .25% increments. Please refer to the datasheet for more detail.

English
 
Deutsch
 
Française
 Sitemap